## MONOLITHIC 6-CHANNEL H-BRIDGE DRIVER

## DESCRIPTION

The $\mu$ PD168002 is a monolithic 6-channel H-bridge driver that consists of a CMOS control circuit and a MOS output stage. It can reduce the current consumption and the voltage loss at the output stage compared with conventional driver using bipolar transistors, thanks to employment of a MOS process. The $\mu$ PD168002 employs P-channel MOS FET in the output stage, and is eliminated the charge pump circuit. Therefore, the circuit current consumption during operation can be significantly reduced.

The package is a 48-pin TQFP that helps reduce the mounting area and height.
The $\mu$ PD168002 can be used to drive one stepping motor and four DC motors, and is suitable for the motor driver of CD-ROM/CD audios.

## FEATURES

- Six H-bridge circuits employing power MOS FET
- Low current consumption due to elimination of charge pump circuit
- Input logic frequency: 100 kHz supported
- 3 V power supply supported for logic

Minimum operating supply voltage: 2.7 V

- $5 \mathrm{~V}, 10 \mathrm{~V}$ power supply supported for motor
ch1, ch2, ch5 and ch6: 10 V driving
ch3 and ch4: 5 V driving
- Undervoltage lockout circuit

Shuts down the internal circuit at $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$ TYP.

- Overheat protection circuit
- 48-pin TQFP ( $\square 7 \mathrm{~mm}$ )


## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD168002GA-9EU | 48-pin plastic TQFP (fine pitch) $(7 \times 7)$ |

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

## 1. BLOCK DIAGRAM



Cautions 1. Be sure to connect all of the pins which have more than one.
2. A pull-down resistor ( 50 to $200 \mathrm{k} \Omega$ ) is internally connected to the logic input pins.

Logic input pins: $I N_{1 A}, I N_{1} / N_{1 B}, E N_{12} / N_{2 A}, I N_{2} / I_{2 B}, I N_{3 A}, I N_{3 B}, I N_{4 A}, I N_{4 B}, I N_{5 A}, I N_{5 B}, I N_{6 A}, I N_{6 B}, S_{12} L_{12}$ STB $_{12}$, STB $_{34}$, STB $_{5}$ and STB6
3. The power supply pins for motor, $\mathrm{V}_{\mathrm{m} 1}$ and $\mathrm{V}_{\text {м2, }} \mathrm{V}_{\text {м }}$ and $\mathrm{V}_{\text {м4 }}$, and $\mathrm{V}_{\text {м }}$ and $\mathrm{V}_{\text {м6, }}$ are connected each other inside. These pins must be applied from the same potential.

## 2. PIN FUNCTIONS

Package: 48-pin plastic TQFP (fine pitch) ( $7 \times 7$ )
(1/2)

| Pin No. | Pin Name | Function |
| :---: | :---: | :---: |
| 1 | $1 \mathrm{~N}_{2} / \mathrm{N}_{2 \mathrm{~B}}$ | ch2 input pin or ch2 input pin $B$ |
| 2 | $1 \mathrm{~N}_{3} \mathrm{~A}$ | ch3 input pin A |
| 3 | $1 \mathrm{~N}_{3 \mathrm{~B}}$ | ch3 input pin B |
| 4 | $\mathrm{IN}_{4 \mathrm{~A}}$ | ch4 input pin A |
| 5 | $\underline{\mathrm{N}} 4 \mathrm{~B}$ | ch4 input pin B |
| 6 | Vdo | Logic power supply pin |
| 7 | IN ${ }_{5 A}$ | ch5 input pin A |
| 8 | $\mathrm{IN}_{5 B}$ | ch5 input pin B |
| 9 | $\mathrm{IN}_{6 \mathrm{~A}}$ | ch6 input pin A |
| 10 | $\mathrm{IN}_{6 \mathrm{~B}}$ | ch6 input pin B |
| 11 | SEL 12 | ch1 and ch2 input logic selection pin |
| 12 | STB12 | ch1 and ch2 standby pin |
| 13 | STB $_{34}$ | ch3 and ch4 standby pin |
| 14 | STB5 | ch5 standby pin |
| 15 | STB6 | ch6 standby pin |
| 16 | PGND | GND pin |
| 17 | $\mathrm{OUT}_{3 \mathrm{~B}}$ | ch3 output B |
| 18 | V ${ }_{\text {м }}$ | ch3 power supply pin |
| 19 | $\mathrm{OUT}_{3 A}$ | ch3 output A |
| 20 | PGND | GND pin |
| 21 | OUT $_{4 B}$ | ch4 output B |
| 22 | $\mathrm{V}_{\mathrm{M} 4}$ | ch4 power supply pin |
| 23 | $\mathrm{OUT}_{4 \mathrm{~A}}$ | ch4 output A |
| 24 | PGND | GND pin |
| 25 | PGND | GND pin |
| 26 | OUT6B | ch6 output B |
| 27 | Vm6 | ch6 power supply pin |
| 28 | OUT6A | ch6 output A |
| 29 | PGND | GND pin |
| 30 | OUT5B | ch5 output B |
| 31 | VM5 | ch5 power supply pin |
| 32 | OUT 5 A | ch5 output A |
| 33 | PGND | GND pin |
| 34 | LGND | GND pin |
| 35 | (NC) | Unused |

## Caution Be sure to connect all of the pins which have more than one.

| Pin No. | Pin Name | Function |
| :---: | :---: | :---: |
| 36 | (NC) | Unused |
| 37 | PGND | GND pin |
| 38 | OUT $_{24}$ | ch2 output A |
| 39 | $V_{\text {M } 2}$ | ch2 power supply pin |
| 40 | OUT ${ }_{2 B}$ | ch2 output B |
| 41 | PGND | GND pin |
| 42 | OUT ${ }_{14}$ | ch1 output A |
| 43 | VM1 | ch1 power supply pin |
| 44 | OUT ${ }_{18}$ | ch1 output B |
| 45 | PGND | GND pin |
| 46 | $1 \mathrm{~N}_{1 \mathrm{~A}}$ | ch1 input pin A |
| 47 | $1 \mathrm{~N}_{1} / \mathrm{N}_{18}$ | ch1 input pin or ch1 input pin B |
| 48 | $E N_{12} / \mathrm{IN}_{2} \mathrm{~A}$ | ch1 and ch2 control pin or ch2 input pin A |

Caution Be sure to connect all of the pins which have more than one.

## 3. STANDARD CONNECTION EXAMPLE



Caution This diagram is the example of connection and is not what was created as a purpose of mass production.

## 4. FUNCTION OPERATION TABLE

### 4.1 Relationship between SEL Pin and Input Pins

| SEL pin | 46-pin | 47-pin | 48-pin | 1-pin |
| :---: | :---: | :---: | :---: | :---: |
| L | Unused | ch1 input pin $I N_{1}$ | ch1 and ch2 control pin EN 12 | ch2 input pin $I N_{2}$ |
| $H$ | ch1 input pin $I_{1 A}$ | ch1 input pin $I N_{1 B}$ | ch2 input pin $I N_{2 A}$ | ch2 input pin $I N_{2 B}$ |

Remark L: Low level, H: High level

## 4.2 ch1 and ch2 Input/output Truth Table

(1) $S_{E L}{ }_{12}=L$

| Input |  | Output |  | Output Status |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{EN}_{12}$ | IN | OUT $_{\mathrm{A}}$ | $\mathrm{OUT}_{\mathrm{B}}$ |  |
| L | x | Z | Z | Stop (output high impedance) |
| H | L | H | L | Forward revolution $\left(\mathrm{OUT}_{\mathrm{A}} \rightarrow \mathrm{OUT}_{\mathrm{B}}\right)$ |
| H | H | L | H | Reverse revolution $\left(\mathrm{OUT}_{\mathrm{B}} \rightarrow \mathrm{OUT}_{\mathrm{A}}\right)$ |

Remark x: High level or low level, Z: Output high impedance
(2) $\mathrm{SEL}_{12}=\mathrm{H}$

| Input |  | Output |  | Output Status |
| :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{~N}_{\mathrm{A}}$ | $1 \mathrm{~N}_{\mathrm{B}}$ | OUTA $^{\text {a }}$ | OUTb |  |
| L | L | L | L | Stop (short brake) |
| L | H | L | H | Reverse revolution ( OUT $^{\text {a }} \rightarrow \mathrm{OUT}_{A}$ ) |
| H | L | H | L | Forward revolution (OUT ${ }_{\text {A }} \rightarrow \mathrm{OUT}_{\text {B }}$ ) |
| H | H | H | H | Stop (short brake) |

## 4.3 ch3 to ch5 Input/output Truth Table

| Input |  | Output |  | Output Status |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IN}_{\mathrm{A}}$ | $\mathrm{I} \mathrm{N}_{\mathrm{B}}$ | OUT $_{\mathrm{A}}$ | $\mathrm{OUT}_{\mathrm{B}}$ |  |
| L | L | L | L | Stop (short brake) |
| L | H | L | H | Reverse revolution $\left(\mathrm{OUT}_{\mathrm{B}} \rightarrow \mathrm{OUT}_{\mathrm{A}}\right.$ ) |
| H | L | H | L | Forward revolution $\left(\mathrm{OUT}_{\mathrm{A}} \rightarrow \mathrm{OUT}_{\mathrm{B}}\right)$ |
| $(\mathrm{H})$ | $(\mathrm{H})$ | $(\mathrm{H})$ | (H) | Stop (short brake) |

Caution At ch3 to ch5, inputting $\mathrm{IN}_{\mathrm{A}}=\mathrm{H}$ and $\mathrm{I} \mathrm{N}_{\mathrm{B}}=\mathrm{H}$ prohibits.

## 4.4 ch6 Input/output Truth Table

| Input |  | Output |  | Output Status |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IN}_{\mathrm{A}}$ | $\mathrm{IN}_{\mathrm{B}}$ | $\mathrm{OUT}_{\mathrm{A}}$ | $\mathrm{OUT}_{\mathrm{B}}$ |  |
| L | L | L | L | Stop (short brake) |
| L | H | L | H | Reverse revolution $\left(\mathrm{OUT}_{\mathrm{B}} \rightarrow \mathrm{OUT}_{\mathrm{A}}\right)$ |
| H | L | H | L | Forward revolution $\left(\mathrm{OUT}_{\mathrm{A}} \rightarrow \mathrm{OUT}_{\mathrm{B}}\right)$ |
| H | H | H | H | Stop (short brake) |

## 5. STANDBY FUNCTION

The $\mu$ PD168002 realizes a standby function by combination of an input signal.
The specified output is set to high impedance (Hi-Z) status by setting STB to low level.
Each pin can be independently controlled, and can be set to standby status of the self current consumption of the IC reduced as much as possible by setting all pins to low level. In the standby status, the overheat protection circuit and the undervoltage lockout circuit do not operate.

| Pin | Function | Output Status when Pin $=\mathrm{L}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ch1 | ch2 | ch3 | ch4 | ch5 | ch6 |
| $\mathrm{STB}_{12}$ | Sled block standby | Hi-Z | $\mathrm{Hi}-\mathrm{Z}$ | ON | ON | ON | ON |
| $\mathrm{STB}_{34}$ | Focus and tracking block standby | ON | ON | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z | ON | ON |
| STB5 | Spindle block standby | ON | ON | ON | ON | Hi-Z | ON |
| STB $_{6}$ | Loading block standby | ON | ON | ON | ON | ON | Hi-Z |

Remark ON: Status which can turn on output, Hi-Z: High impedance

## 6. OPERATION WAVEFORM EXAMPLES

(1) Example of the clockwise revolution of the right figure when 2-phase diving

(2) Example of the counter-clockwise revolution of the right figure when 2-phase diving


(1)

Remark SEL $_{12}=\mathrm{L}, \mathrm{EN}_{12}=\mathrm{H}$

## 7. ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings

( $T_{A}=25^{\circ} \mathrm{C}$, glass epoxy board of $100 \mathrm{~mm} \times 100 \mathrm{~mm} \times 1 \mathrm{~mm}$ with copper foil area of $15 \%$ )

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VDD | Control block | -0.5 to +6.0 | V |
|  | Vm | Motor block (ch3 and ch4) | -0.5 to +6.0 | V |
|  |  | Motor block (ch1, ch2, ch5 and ch6) | -0.5 to +12.0 | V |
| Input voltage | VIN |  | -0.5 to VDD +0.5 | V |
| Output pin voltage 1 | Vout1 | Motor block (ch3 and ch4) | 6.2 | V |
| Output pin voltage 2 | Vout2 | Motor block (ch1, ch2, ch5 and ch6) | 12.2 | V |
| DC output current 1 | $\mathrm{lo}(\mathrm{DC}) 1$ | DC (ch3 to ch5) | $\pm 0.3$ | A/ch |
| DC output current 2 | $\mathrm{ID}(\mathrm{DC})^{2}$ | DC (ch1, ch2 and ch6) | $\pm 0.15$ | A/ch |
| Instantaneous output current 1 | l (pulse) 1 | PW < 10 ms , Duty Cycle $\leq 20 \%$ (ch3 to ch5) | $\pm 0.6$ | A/ch |
| Instantaneous output current 2 | l (pulse)2 | PW < 10 ms , Duty Cycle $\leq 20 \%$ (ch1, ch2 and ch6) | $\pm 0.3$ | A/ch |
| Power consumption | $\mathrm{P}_{\text {T }}$ |  | 1.0 | W |
| Peak junction temperature | Tch(MAX) |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

## Recommended Operating Conditions

( $T_{A}=25^{\circ} \mathrm{C}$, glass epoxy board of $100 \mathrm{~mm} \times 100 \mathrm{~mm} \times 1 \mathrm{~mm}$ with copper foil area of $15 \%$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VDD | Control block | 2.7 |  | 5.5 | V |
|  | VM | Motor block (ch3 and ch4) | 2.7 |  | 5.5 | V |
|  |  | Motor block (ch1, ch2, ch5 and ch6) | 6.0 |  | 11.0 | V |
| Input voltage | VIN |  | 0 |  | VDD | V |
| DC output current 1 | $\mathrm{l} \mathrm{D}_{(\mathrm{DC})} 1$ | DC (ch3 to ch5) | -0.2 |  | +0.2 | A/ch |
| DC output current 2 | $\mathrm{ld}(\mathrm{DC})^{2}$ | DC (ch1, ch2 and ch6) | -0.1 |  | +0.1 | A/ch |
| Instantaneous output current 1 | ld (pulse) ${ }^{\text {1 }}$ | PW < 10 ms , Duty Cycle $\leq 20 \%$ (ch3 to ch5) | -0.4 |  | +0.4 | A/ch |
| Instantaneous output current 2 | ld (pulse)2 | PW < 10 ms, Duty Cycle $\leq 20 \%$ (ch1, ch2 and ch6) | -0.2 |  | +0.2 | A/ch |
| Logic input frequency | fin |  |  |  | 100 | kHz |
| Operating temperature range | $\mathrm{T}_{\mathrm{A}}$ |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

(Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}}=5 \mathrm{~V}$ (ch3 and ch4), $\mathrm{V}_{\mathrm{m}}=8 \mathrm{~V}$ (ch1, ch2, ch5 and ch6) )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD pin current in standby mode | IdD (STB) | All control pin: Low level |  |  | 1.0 | $\mu \mathrm{A}$ |
| $V_{D D}$ pin current in during operation | $\operatorname{IdD}($ ACT) |  |  |  | 1.0 | mA |
| $\mathrm{V}_{\mathrm{M}}$ pin current in during operation | Im | Output with no load, IN pin, EN pin: Low level |  |  | 100 | $\mu \mathrm{A}$ |
| High-level input current | IIH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 60 | $\mu \mathrm{A}$ |
| Low-level input current | IL | V IN $=0 \mathrm{~V}$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| Input pull-down resistance | Rind |  | 50 |  | 200 | $\mathrm{k} \Omega$ |
| High-level input voltage | $\mathrm{V}_{1+}$ | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | $0.7 \times \mathrm{VDD}$ |  |  | V |
| Low-level input voltage | VIL | $2.7 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $0.3 \times \mathrm{VDD}$ | V |
| H-bridge on-state resistance 1 (ch1, ch2 and ch5) | Ron1 | $\operatorname{lm}=0.1 \mathrm{~A}$ (ch1 and ch2), $\mathrm{Im}=0.2 \mathrm{~A}$ <br> (ch5), sum of upper and lower stages |  | 2.0 | 3.0 | $\Omega$ |
| H-bridge on-state resistance 2 (ch3 and ch4) | Ron2 | $\mathrm{Im}=0.2 \mathrm{~A}$, sum of upper and lower stages |  | 1.2 | 2.0 | $\Omega$ |
| H-bridge on-state resistance 3 (ch6) | Ron3 | $\operatorname{lm}=0.1 \mathrm{~A}$, sum of upper and lower stages |  | 3.5 | 5.0 | $\Omega$ |
| Output leakage current | Im(off) | $\qquad$ |  |  | 10 | $\mu \mathrm{A}$ |
| Low-voltage detection voltage | VDDS |  |  | 1.7 | 2.5 | V |
| Output turn-on time ${ }^{\text {Note }}$ | ton2 | $\mathrm{lm}=0.1 \mathrm{~A}$ (ch1, ch2 and ch6), | 0.2 | 0.6 | 2.0 | $\mu \mathrm{s}$ |
| Output turn-off time ${ }^{\text {Note }}$ | toft2 | Refer to Figure 7-1. H-bridge <br> Switching Waveform (when SEL ${ }_{12}=\mathrm{L}$ ) <br> and Figure 7-2. H-bridge Switching <br> Waveform (when SEL $_{12}=\mathrm{H}$ ) . | 0.05 | 0.3 | 1.0 | $\mu \mathrm{s}$ |
| Output turn-on time ${ }^{\text {Note }}$ | ton 1 | $\mathrm{Im}=0.2 \mathrm{~A}$ (ch3 to ch5), | 0.05 | 0.15 | 1.0 | $\mu \mathrm{s}$ |
| Output turn-off time ${ }^{\text {Note }}$ | toft | Refer to Figure 7-2. H-bridge <br> Switching Waveform (when SEL $12=\mathrm{H}$ ) <br> (only when $\mathrm{V}_{\mathrm{INB}}=\mathrm{L}$ ) . | 0.05 | 0.2 | 1.0 | $\mu \mathrm{s}$ |

Note For the turn-on time and the turn-off time, to fix one of two input pins to low level is conditions.

Remark The overheat protection circuit operates under $\mathrm{T}_{\mathrm{ch}}>150^{\circ} \mathrm{C}$. All outputs goes high impedance in the protection status. Note that the overheat protection circuit and the undervoltage lockout circuit do not operate in the standby status.

## Switching Characteristics Waveform

Figure7-1. H-bridge Switching Waveform (when SEL12 = L)


Remark The high impedance period of about 50 ns is prepared for the through-current prevention at the time of mode switching. The tr (rise time) is designed as 50 ns , and the $\mathrm{tf}^{(f a l l}$ time) is designed as about 50 ns .

Figure7-2. H-bridge Switching Waveform (when SEL $_{12}$ = H)

When $\mathrm{V}_{\text {ing }}=\mathrm{L}$


When Ving $=H^{\text {Note }}$


Note The conditions of $\mathrm{V}_{\mathrm{INB}}=\mathrm{H}$ is valid only at ch1, ch2 and ch6. The through current may be flowed, if the switching operation is performed under the conditions of $\mathrm{V}_{\mathrm{INB}}=\mathrm{H}$ at ch3 to ch5.

Remark The high impedance period of about 50 ns is prepared for the through-current prevention at the time of mode switching. The $\operatorname{tr}_{\text {( }}$ (rise time) is designed as 50 ns , and the $\mathrm{tf}^{(f a l l}$ time) is designed as about 50 ns .

## 8. PACKAGE DRAWING

## 48-PIN PLASTIC TQFP (FINE PITCH) (7x7)



## NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $9.0 \pm 0.2$ |
| B | $7.0 \pm 0.2$ |
| C | $7.0 \pm 0.2$ |
| D | $9.0 \pm 0.2$ |
| F | 0.75 |
| G | 0.75 |
| H | $0.22_{-0.05}^{+0.05}$ |
| I | 0.10 |
| J | $0.5($ T.P. $)$ |
| K | $1.0 \pm 0.2$ |
| L | $0.5 \pm 0.2$ |
| M | $0.145_{-0.055}^{+0.055}$ |
| N | 0.10 |
| P | $1.0 \pm 0.1$ |
| Q | $0.1 \pm 0.05$ |
| R | $3^{\circ+7^{\circ}}$ |
| S | 1.27 MAX. |
|  | S48GA-50-9EU-2 |

## 9. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD168002 should be soldered and mounted under the following recommended conditions.
For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

## Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Type of Surface Mount Device
$\mu$ PD168002GA-9EU: 48-pin plastic TQFP (fine pitch) $(7 \times 7)$

| Process | Conditions | Symbol |
| :---: | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 60 seconds MAX. (at $210^{\circ} \mathrm{C}$ or higher), <br> Count: Three times or less, Exposure limit: None, <br> Flux: Rosin flux with low chlorine ( $0.2 \mathrm{Wt} \%$ or below) recommended. | IR35-00-3 |

Caution Do not use different soldering methods together (except for partial heating).

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to Vod or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, l/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Reference Documents

## NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades on NEC Semiconductor Devices (C11531E)

- The information in this document is current as of November, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

